add comment about SPRs CSV
[soc.git] / src / soc / TLB / Makefile
1 verilog:
2 python3 Cam.py generate -t v > Cam.v