reduce TLB set size from 64 to 16 to get FPGA resource utilisation down

[soc.git] / unused_please_ignore_completely / __init__.py