projects
/
soc.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
partial Unit Test for TLB
[soc.git]
/
src
/
TLB
/
TLB.py
diff --git
a/src/TLB/TLB.py
b/src/TLB/TLB.py
index 2feaf4b70e0a6f4f044b28ab263cb64712da7186..98c9af72bc0a9153757ce66cc1360bfe43f021d8 100644
(file)
--- a/
src/TLB/TLB.py
+++ b/
src/TLB/TLB.py
@@
-27,7
+27,6
@@
class TLB(Elaboratable):
# Internal
self.state = 0
# L1 Cache Modules
# Internal
self.state = 0
# L1 Cache Modules
- ### L1_size = 8 # XXX overridden incoming argument?
self.cam_L1 = Cam(vma_size, L1_size)
self.mem_L1 = Memory(asid_size + pte_size, L1_size)
self.cam_L1 = Cam(vma_size, L1_size)
self.mem_L1 = Memory(asid_size + pte_size, L1_size)
@@
-117,7
+116,9
@@
class TLB(Elaboratable):
# CAM_L1 Logic
m.d.comb += [
self.cam_L1.write_enable.eq(1),
# CAM_L1 Logic
m.d.comb += [
self.cam_L1.write_enable.eq(1),
- self.cam_L1.data_in.eq(self.vma),
+ self.cam_L1.data_in.eq(self.vma), #data_in is sent to all entries
+ # self.cam_L1.address_in.eq(todo) # a CAM entry needs to be selected
+
]
def elaborate(self, platform):
]
def elaborate(self, platform):