(no commit message)

[libreriscv.git] / Harmonised_RVV / Packed_SIMD.mdwn

diff --git a/Harmonised_RVV/Packed_SIMD.mdwn b/Harmonised_RVV/Packed_SIMD.mdwn
index f720761a9ecd7a8ec7e04b271e37a4143d3e188a..75d7b3c8ccf36c31fd8595366fb4adebf3f23ac3 100644 (file)
--- a/Harmonised_RVV/Packed_SIMD.mdwn
+++ b/Harmonised_RVV/Packed_SIMD.mdwn
@@ -34,7 +34,7 @@ Notes:
 The default RVV MVL value (in absence of explicit VDCFG setup) is to be MVL = 2 on RV32I machines and MVL = 4 on RV64I machines.
 However, note RV32I registers can fit 4x INT8 elements.  To preserve Andes SIMD behaviour, all VOP instructions should still operate on all “unused” elements in the register, regardless of MVL.  (This is still compliant with the RVV spec, provided elements from VL..MVL-1 are set to zero).  VMEM instructions however will only operate on VL elements, and so where full Andes SIMD compliance is required (without RVV forward compatibility), LW/LD and SW/SD are to be used instead of VLD and VST.
 
-##### Alternative register "banks" and MVL
+##### Alternative register "banks" and alternative MVL
 
 A programmer can configure VCFG with the any mix of these alternative configurations: