processor capable of executing more than one hardware-level ISA support
to not be permitted to receive RISC-V Certification Compliance.
+How such foreign architectures would switch back to RISC-V when the foreign
+architecture does not support the concept of mvendorid-marchid is out of
+scope and left to implementors.
+
## Implementation
The redirection of meaning of certain binary encodings to multiple