(no commit message)

[libreriscv.git] / openpower / sv / rfc / ls003.mdwn

diff --git a/openpower/sv/rfc/ls003.mdwn b/openpower/sv/rfc/ls003.mdwn
index 26101333982db39027723dc46367a0a2d9145a7d..3ae673fe7ae44ba6ec3369110be6631e179610d9 100644 (file)
--- a/openpower/sv/rfc/ls003.mdwn
+++ b/openpower/sv/rfc/ls003.mdwn
@@ -76,6 +76,9 @@ allowing highly-efficient arbitrary-length big-integer division.
    VSX is 128/128.
 5. `maddedu` and `divmod2du` are full inverses of each other, including
   when used for arbitrary-length big-integer arithmetic
+6. These are both 3-in 2-out instructions. If Power ISA did not already
+  have LD/ST-with-update instructions and instructions with `RAp`
+  and `RTp` then these instructions would not be proposed.
 
 **Changes**