(no commit message)
[libreriscv.git] / shakti / m_class.mdwn
index 6dc5420d4e7ac986ed7868edb4da1bfa864141a2..63e288b2ac0331318a3eaa9d7b23a8a9fc6036d2 100644 (file)
@@ -117,6 +117,8 @@ firmly a priority focus.
 * I2C sensors: accelerometer, compass, etc.  Each requires EINT and RST GPIO.
 * Capacitive Touchpanel (I2C and also requiring EINT and RST GPIO)
 * Real-time Clock (usually an I2C device but may be on-board a support MCU)
+* [[PCIe]] via PXPIPE
+* [[LPC]] from Raptor Engineering
 
 ## Peripherals unique to laptop market
 
@@ -217,7 +219,7 @@ TBD
 * 32x [[EINT]]-cable GPIO with full edge-triggered and low/high IRQ capability
 * 1x [[I2S]] audio with 4-wire output and 1-wire input.
 * 3x USB2 (ULPI for reduced pincount) each capable of USB-OTG support
-* DDR3/DDR3L/LPDDR3 32-bit-wide memory controller
+* [[DDR]] DDR3/DDR3L/LPDDR3 32-bit-wide memory controller
 * [[JTAG]] for debugging
 
 Some interfaces at:
@@ -235,6 +237,7 @@ Some interfaces at:
 List of Interfaces:
 
 * [[CSI]]
+* [[DDR]]
 * [[JTAG]]
 * [[I2C]]
 * [[I2S]]
@@ -349,6 +352,7 @@ many more.
 
 # Research (to investigate)
 
+* LPC Interface <https://gitlab.raptorengineering.com/raptor-engineering-public/lpc-spi-bridge-fpga>
 * <https://level42.ca/projects/ultra64/Documentation/man/pro-man/pro25/index25.1.html>
 * <http://n64devkit.square7.ch/qa/graphics/ucode.htm>
 * <https://dac.com/media-center/exhibitor-news/synopsys%E2%80%99-designware-universal-ddr-memory-controller-delivers-30-percent> 110nm DDR3 PHY