* [Epic MegaGrants](http://lists.libre-riscv.org/pipermail/libre-riscv-dev/2020-March/005262.html)
reached out (hello!) to say they're still considering our
request.
-* A marathon 3-hour session with [NLNet](http://nlnet.nl) resulted
+* A marathon 3-hour session with [NLnet](http://nlnet.nl) resulted
in the completion of the
[Milestone tasks list(s)](http://bugs.libre-riscv.org/buglist.cgi?component=Milestones&list_id=567&resolution=---)
and a
Well dang, as you can see, suddenly it just went ballistic. There's
almost certainly things left off the list. For such a small team there's
a heck of a lot going on. We have an awful lot to do, in a short amount
-of time: the 180nm tape-out is in October 2020 - only 7 months away.
+of time: the 180nm tape-out is in October 2020.
With this update we're doing something slightly different: a request
has gone out [to the other team members](http://lists.libre-riscv.org/pipermail/libre-riscv-dev/2020-March/005428.html)
to say a little bit about what each of them is doing. This also helps me
because these updates do take quite a bit of time to write.
-# NLNet Funding announcement
+# NLnet Funding announcement
An announcement went out
[last year](https://lists.gnu.org/archive/html/libreplanet-discuss/2019-09/msg00170.html)
This was the short version, with a much more
[detailed insight](http://lists.libre-riscv.org/pipermail/libre-riscv-dev/2020-March/005478.html)
listed here which would do well as a bugreport. However the time it would
-take is quite significant. We do have funding available from NLNet,
+take is quite significant. We do have funding available from NLnet,
so if there is anyone that would like to take this on, under the supervision
of Jean-Paul at LIP6.fr, we can look at facilitating that.
[learn and adapt coriolis2](http://bugs.libre-riscv.org/show_bug.cgi?id=178)
which was needed to find out how much work would be involved, as much as
anything else, in order to be able to accurately assign the fixed budgets
-to the NLNet milestones. Following on from that, when Jock joined,
+to the NLnet milestones. Following on from that, when Jock joined,
we needed to work out a compact way to express the
[layout of blocks](http://bugs.libre-riscv.org/show_bug.cgi?id=217#c44)
and he's well on the way to achieving that.
c++ code into shape extremely rapidly, and this alone has opened up an
*entire new avenue* of potential for coriolis2 to be used in industry
for doing much larger ASICs. Which is precisely the kind of thing that
-our NLNet sponsors (and the EU, from the Horizon 2020 Grant) love. hooray.
+our NLnet sponsors (and the EU, from the Horizon 2020 Grant) love. hooray.
Now if only we could actually go to a conference and talk about it.
# POWER ISA decoder and Simulator
To test the decoder, we initially verified it against the tables we
extracted, and manually against the [POWER ISA
specification](https://openpowerfoundation.org/?resource_lib=power-isa-version-3-0). Later
-however, we came up with the idea of [verifying the
-decoder](https://git.libre-riscv.org/?p=soc.git;a=blob;f=src/soc/decoder/test/test_decoder_gas.py;h=9238d3878d964907c5569a3468d6895effb7dc02;hb=433ab59cf9b7ab1ae10754798fc1c110e705db76)
+however, we came up with the idea of
+[verifying the decoder](https://git.libre-riscv.org/?p=soc.git;a=blob;f=src/soc/decoder/test/test_decoder_gas.py;h=9238d3878d964907c5569a3468d6895effb7dc02;hb=433ab59cf9b7ab1ae10754798fc1c110e705db76)
against the output of the GNU assembler. This is done by selecting an
instruction type (integer reg/reg, integer immediate, load store,
etc), and randomly selecting the opcode, registers, immediates, and
instructions, and use Qemu's gdb interface to do the same. We would
then use Qemu's gdb interface to compare the register file and memory
with that of our SOC to verify that it is working correctly. I did
-some experimentation using this technique to verify a [rudimentary
-simulator](https://git.libre-riscv.org/?p=soc.git;a=blob;f=src/soc/simulator/test_sim.py;h=aadaf667eff7317b1aa514993cd82b9abedf1047;hb=433ab59cf9b7ab1ae10754798fc1c110e705db76)
+some experimentation using this technique to verify a
+[rudimentary simulator](https://git.libre-riscv.org/?p=soc.git;a=blob;f=src/soc/simulator/test_sim.py;h=aadaf667eff7317b1aa514993cd82b9abedf1047;hb=433ab59cf9b7ab1ae10754798fc1c110e705db76)
of the SOC backend, and it seemed to work quite well.
*(Note from Luke: this automated approach, taking either other people's
# simple-soft-float Library and POWER FP emulation
+(*written kindly by Jacob*)
+
The [simple-soft-float](https://salsa.debian.org/Kazan-team/simple-soft-float)
library is a floating-point library Jacob wrote with the intention
of being a reference implementation of IEEE 754 for hardware testing
(and also like the [IEEE754 FPU](https://git.libre-riscv.org/?p=ieee754fpu.git))
they're intended for *general-purpose* use by other projects. These are
exactly the kinds of side-benefits for the wider Libre community that
-sponsorship, from individuals, Foundations (such as NLNet) and Companies
+sponsorship, from individuals, Foundations (such as NLnet) and Companies
(such as Purism and Raptor CS) brings.
# Kazan Getting a New Shader Compiler IR
+(*written kindly by Jacob, a dedicated update on Kazan will definitely
+feature in the future*)
+
After spending several weeks only to discover that translating directly from
SPIR-V to LLVM IR, Vectorizing, and all the other front-end stuff all in a
single step is not really feasible, Jacob has switched to [creating a new
constructs as well as
[SSA](https://en.wikipedia.org/wiki/Static_single_assignment_form) but, instead
of using traditional phi instructions, it uses block and loop parameters and
-return values (inspired by [Cranelift's EBB
-parameters](https://github.com/bytecodealliance/wasmtime/blob/master/cranelift/docs/ir.md#static-single-assignment-form)
-as well as both of the [Rust](https://www.rust-lang.org/) and [Lua](https://www.lua.org/) programming languages).
+return values (inspired by
+[Cranelift's EBB parameters](https://github.com/bytecodealliance/wasmtime/blob/master/cranelift/docs/ir.md#static-single-assignment-form)
+as well as both of the [Rust](https://www.rust-lang.org/) and
+[Lua](https://www.lua.org/) programming languages).
-The IR has a single pointer type for all data pointers (`data_ptr`), unlike LLVM IR where pointer types have a type they point to (like `* i32`, where `i32` is the type the pointer points to).
+The IR has a single pointer type for all data pointers (`data_ptr`),
+unlike LLVM IR where pointer types have a type they point to (like `*
+i32`, where `i32` is the type the pointer points to).
-Because having a serialized form of the IR is important for any good IR, like
-LLVM IR, it has a user-friendly textual form that can be both read and
-written without losing any information (assuming the IR is valid, comments are
-ignored). A binary form may be added later.
+Because having a serialized form of the IR is important for any good IR,
+like LLVM IR, it has a user-friendly textual form that can be both read
+and written without losing any information (assuming the IR is valid,
+comments are ignored). A binary form may be added later.
-Some example IR is [available in the Kazan repo](https://salsa.debian.org/Kazan-team/kazan/-/blob/master/docs/Shader%20Compiler%20IR%20Example.md).
+Some example IR is
+[available in the Kazan repo](https://salsa.debian.org/Kazan-team/kazan/-/blob/master/docs/Shader%20Compiler%20IR%20Example.md).
# OpenPOWER Conference calls
USD $25,000, we're happy with USD $10 million. It's really up to you guys,
at Epic Games, as to what level you'd like to see us get to, and how fast.
-USD $600,000 for example we can instead of paying USD $1million to a proprietary
-company to license a DDR3 PHY for a limited one-time use and only a 32-bit
-wide interface, we can contract SymbioticEDA to *design* a DDR3 PHY for us,
-which both we *and the rest of the worldwide Silicon Community can use
-without limitation* because we will ask SymbioticEDA to make the design
-(and layout) libre-licensed, for anyone to use.
+USD $600,000 for example we can instead of paying USD $1million to a
+proprietary company to license a DDR3 PHY for a limited one-time use and
+only a 32-bit wide interface, we can contract SymbioticEDA to *design*
+a DDR3 PHY for us, which both we *and the rest of the worldwide Silicon
+Community can use without limitation* because we will ask SymbioticEDA
+to make the design (and layout) libre-licensed, for anyone to use.
USD 250,000 pays for the mask charges that will allow us to do the 40nm
quad-core ASIC that we have on the roadmap for the second chip. USD
$1m pays for 28nm masks (and so on, in an exponential ramp-up). No, we
don't want to do that straight away: yes we do want to go through a first
-proving test ASIC in 180nm, which, thanks to NLNet, is already funded.
+proving test ASIC in 180nm, which, thanks to NLnet, is already funded.
This is just good sane sensible use of funds.
Even USD $25,000 helps us to cover things such as administration of the
website (which is taking up a *lot* of time) and little things that we
-didn't quite foresee when putting in the NLNet Grant Applications.
+didn't quite foresee when putting in the NLnet Grant Applications.
Lastly, one of the conditions as I understood it from the Megagrants
process is that the funds are paid in "stages". This is exactly
-what NLNet does for (and with) us, right now. If you wanted to save
+what NLnet does for (and with) us, right now. If you wanted to save
administrative costs, there may be some benefit to having a conversation
with the [30-year-old](https://nlnet.nl/foundation/history/)
-NLNet Charitable Foundation. Something to think about?
+NLnet Charitable Foundation. Something to think about?
-# NLNet Milestone tasks
+# NLnet Milestone tasks
-Part of applying for NLNet's Grants is a requirement to create a list
+Part of applying for NLnet's Grants is a requirement to create a list
of tasks, each of which is assigned a budget. On 100% completion of the task,
donations can be sent out. With *six* new proposals accepted, each of which
required between five (minimum) and *ninteen* separate and distinct tasks,
a call with Michiel and Joost turned into an unexpected three hour online
marathon, scrambling to write almost fifty bugreports as part of the Schedule
to be attached to each Memorandum of Understanding. The mailing list
-got a [leeetle bit busy](http://lists.libre-riscv.org/pipermail/libre-riscv-dev/2020-March/005003.html)
+got a
+[leeetle bit busy](http://lists.libre-riscv.org/pipermail/libre-riscv-dev/2020-March/005003.html)
right around here.
Which emphasised for us the important need to subdivide the mailing list into
Yehowshua is a student at Georgia Tech currently pursuing a Masters in
Computer Engineering - to graduate this summer. He had started working
-on LibreSOC in December and wanted to to get LibreSOC more funding so
+on Libre-SOC in December and wanted to to get Libre-SOC more funding so
I could work on it full time.
He originally asked if the ECE Chair at Georgia Tech would be willing
to fund an in-department effort to deliver an SOC in collaboration
-with LibreSOC(an idea to which he was quite receptive). Through Luke,
+with Libre-SOC(an idea to which he was quite receptive). Through Luke,
Yehowshua got in contact with Chistopher Klaus who suggested Yehowshua
should look into Klaus's startup accelerator program Create-X and perhaps
-consider taking LibreSOC down the startup route. Robert Rhinehart, who
-had funded LibreSOC a little in the past (*note from Luke: he donated
+consider taking Libre-SOC down the startup route. Robert Rhinehart, who
+had funded Libre-SOC a little in the past (*note from Luke: he donated
the ZC706 and also funded modernisation of Richard Herveille's excellent
[vga_lcd](https://github.com/RoaLogic/vga_lcd) Library*)
also suggested that Yehowshua
-incorporate LibreSOC with help from Create-X and said he would be willing
+incorporate Libre-SOC with help from Create-X and said he would be willing
to be a seed investor. All this happened by February.
As of March, Yehowshua has been talking with Robert about what type of
-customers would be interested in LibreSOC. Robert is largely interested in
+customers would be interested in Libre-SOC. Robert is largely interested in
biological applications. Yehowshua also had a couple meetings with Rahul
-from Create-X. Yehowshua has started the incorporation of LibreSOC. The
-parent company will probably be called Systèmes-Libres with LibreSOC
+from Create-X. Yehowshua has started the incorporation of Libre-SOC. The
+parent company will probably be called Systèmes-Libres with Libre-SOC
simply being one of the products we will offer. Yehowshua also attended
-HPCA in late February and had mentioned LIbreSOC during his talk. People
+HPCA in late February and had mentioned Libre-SOC during his talk. People
seemed to find the idea quite interesting
He will later be speaking with some well know startup lawyers that have
[important advice](http://lists.libre-riscv.org/pipermail/libre-riscv-dev/2020-March/005354.html)
from both Mitch Alsup and Staf Verhaegen.
-(Staf is also [sponsored by NLNet](https://nlnet.nl/project/Chips4Makers/)
+(Staf is also [sponsored by NLnet](https://nlnet.nl/project/Chips4Makers/)
to create Libre-licensed Cell Libraries, busting through one of the -
many - layers of NDAs and reducing NREs and unnecessary and artificial
barriers for ASIC development: I helped him put in the submission, and
he was really happy to do the Cell Libraries that we will be using for
-LibreSOC's 180nm test tape-out in October 2020.)
+Libre-SOC's 180nm test tape-out in October 2020.)
# Public-Inbox and Domain Migration
and outputted c-code.
This leaves me wondering, as I mention on the HDL list, if we can do the same
-thing with large sections of the POWER Spec.
-
-# Build Servers
-
-TODO
+thing with large sections of the POWER Spec (*answer as of 3rd April 2020:
+[yes](https://git.libre-riscv.org/?p=soc.git;a=blob;f=src/soc/decoder/power_pseudo.py;h=f2e575e8c5b707e7ec2f8d2ea6ca6d36060e08ad;hb=af3c6727c8bb59623bf5672b867407b5516e8338)*)
+
+# Build Servers, Process Automation, and Reducing Cognitive Load
+
+(*written kindly by Cole*)
+
+Over the past month, Jacob, and a new project member Cole, set up a new
+build server for the project. The build server is an old computer that
+Jacob wasn't using anymore, that he decided to make available to the
+project for running continuous integration (CI) testing for the many
+modules and submodules of the project. The build server is a gitlab test
+runner instance using a Docker backend. As Luke has taken pains to make
+clear
+[many times](https://libre-riscv.org/HDL_workflow/),
+very large and complex python projects are guaranteed
+to fail without proper, extensive test coverage. This new build server
+will allow us to
+[automate](http://lists.libre-riscv.org/pipermail/libre-riscv-dev/2020-April/005687.html)
+the running, monitoring, and reporting of these
+tests, giving us the ability to push a commit and have it automatically
+"verified" as cohesive with the existing codebase. Automating feedback,
+will help provide more confidence to the engineers that their code isn't
+breaking some other functionality in a codebase they are working on,
+and should also help improve the ease of long-term maintainability
+of the code. The more we can automate the menial tasks that have to
+be repeated frequently, and are important for success of the project
+but are not related to progressing the engineering of the Libre-SOC,
+the more productive project members can be.
+
+To help continue to ease such administrative burdens on the engineers,
+Cole is also working on a repository of setup automation scripts. The first
+script is one that will replicate the setup of Jacob's build server,
+so that others who want to contribute computational resources to the
+project may do so easily. Cole is also working on a collection of modular
+scripts to automate the setup of the development environment for the
+HDL workflow and the layout of the SOC, including the installation of
+development branches of a substainal number of very complex pieces of
+software. This should help ease the process of onboarding new members
+to the project, especially some interns that we have coming onboard in
+the next few months to do the layout of the chip. These scripts will be
+available via the git.libre-riscv.org repository dev-env-setup, at the
+[following link](http://git.libre-riscv.org/?p=dev-env-setup.git)
# Conclusion
local community roots.
However what I definitely wasn't expecting was a United States President
-to be voted in who was eager and, frankly, stupid enough, to start *and
-escalate* a Trade war with China. The impact on the U.S economy alone, and the
-reputation of the whole country, has been detrimental in the extreme.
+to be voted in who was eager and willing to start *and escalate* a Trade
+war with China, even during the current world climate where both local
+and global collaboration, **not** competition, is more important than
+ever before. The impact of his decisions on the U.S economy alone, and
+the reputation of the whole country, has been detrimental in the extreme.
This combination leaves us - world-wide - with the strong possibility that
seemed so "preposterous" that I could in no way discuss it widely, let alone
projects / crowdsupply.git / blobdiff