projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5d443b2) | patch
fix bug in CSR set SVVL: val has already been looked up
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 29 Sep 2018 03:23:18 +0000 (04:23 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 29 Sep 2018 03:23:18 +0000 (04:23 +0100)
commit88a882c1e325d1a824dacabac536ead772d52b55
tree11c74af7d1922c177d0515bf90307e9a21b29a9etree
parent5d443b20afd32d4d82d0285290f39ebdb061cda9commit | diff
fix bug in CSR set SVVL: val has already been looked up

csrrw.h has been modified to invert the order of set/get, so the
call to processor_t::set_csr(SVVL, val) will do the right thing
and the subsequent (delayed) call to get_csr will return the
state.vl value in the chosen RD

all good
riscv/processor.cc diff | blob | history
Simple-V augmented version of spike