projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5c88aa1) | patch
Revert "[xcc, sim] added slei/sleui in lieu of slti/sltiu"
authorAndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>
Fri, 10 Sep 2010 00:50:10 +0000 (17:50 -0700)
committerAndrew Waterman <waterman@s141.Millennium.Berkeley.EDU>
Fri, 10 Sep 2010 00:50:10 +0000 (17:50 -0700)
commita71855cfd61d4b98a1e88aafae3891fca32f6a36
treef79c3590ec29c880e9c772e0a917d92cd170a86dtree
parent5c88aa157be7696eac03b9fb1e36d19ccc96f5dccommit | diff
Revert "[xcc, sim] added slei/sleui in lieu of slti/sltiu"

This reverts commit bf5406d4df625678bc6ec20ce1d48541541dba54.

We found a clever way to efficiently implement slti/sltiu despite the
reversed operands.  The trick is because of the following fact:

(a < b) === !(b <= a) === !(b-1 < a)

So just turn off the carry-in when doing the subtraction for the comparison.
riscv/execute.h diff | blob | history
riscv/insns/slei.h [deleted file] blob | history
riscv/insns/sleiu.h [deleted file] blob | history
riscv/insns/slti.h [new file with mode: 0644] blob
riscv/insns/sltiu.h [new file with mode: 0644] blob
Simple-V augmented version of spike