projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: eb6cb4b) | patch
[opcodes,pk,sim,xcc] add fence instructions for vector unit
authorYunsup Lee <yunsup@cs.berkeley.edu>
Mon, 4 Apr 2011 06:54:56 +0000 (23:54 -0700)
committerYunsup Lee <yunsup@cs.berkeley.edu>
Mon, 4 Apr 2011 09:10:13 +0000 (02:10 -0700)
commitaab3bc1244cad2ebfe4f987e2e81b450d3eec370
treee5d47ecbc7773165fd4953b42be205739e261523tree
parenteb6cb4b2ee5b179540852fe6736cfc4c0b63b999commit | diff
[opcodes,pk,sim,xcc] add fence instructions for vector unit
riscv/execute.h diff | blob | history
riscv/insns/fence_g_cv.h [new file with mode: 0644] blob
riscv/insns/fence_g_v.h [new file with mode: 0644] blob
riscv/insns/fence_l_cv.h [new file with mode: 0644] blob
riscv/insns/fence_l_v.h [new file with mode: 0644] blob
Simple-V augmented version of spike