projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1dfc22c) | patch
change to instruction template parsing, create one file per instruction
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 25 Sep 2018 22:04:09 +0000 (23:04 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 25 Sep 2018 22:04:09 +0000 (23:04 +0100)
commitcb158882a7e1de23e73a37b8b5b682f8d467535e
tree7a2e60a1263d29251434968027f58ef399904d03tree
parent1dfc22c8fe1bfb3387195df4a0509bbd35c33678commit | diff
change to instruction template parsing, create one file per instruction

id_regs.py looks for patterns in riscv/insns/*.h to find the use of
registers
id_regs.py diff | blob | history
Simple-V augmented version of spike