projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ae8860c) | patch
revert addition of svsetvl as an actual opcode, add mvl CSR instead
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 29 Sep 2018 01:18:19 +0000 (02:18 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 29 Sep 2018 01:18:19 +0000 (02:18 +0100)
commitd0a1ad054793d1e39d1dc9c2f3b61235c318223d
treedc2282ba84b7d146e0b108177d62318cd6072e07tree
parentae8860cfd4a747c3331716b3c0ec3340e6267b5bcommit | diff
revert addition of svsetvl as an actual opcode, add mvl CSR instead

this is less than ideal but better than having to add new opcodes
riscv/encoding.h diff | blob | history
riscv/insns/csrrw.h diff | blob | history
riscv/processor.cc diff | blob | history
riscv/processor.h diff | blob | history
Simple-V augmented version of spike