projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: dad5280) | patch
add comment explaining why invert isnt done in zeroing test
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 1 Oct 2018 14:09:21 +0000 (15:09 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 1 Oct 2018 14:09:21 +0000 (15:09 +0100)
commitee8427fb74c004cef601ef847cf86ab1af3a9c61
tree5e575f80af78d50a733212c38bfc57188cb86925tree
parentdad52800dd7f1945f862df7ebf4be70517ac7acecommit | diff
add comment explaining why invert isnt done in zeroing test
(already inverted basically)
riscv/insn_template_sv.cc diff | blob | history
Simple-V augmented version of spike