projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9e58791) | patch
[opcodes,pk,sim,xcc] add leftover vector instructions (vf, etc.)
authorYunsup Lee <yunsup@cs.berkeley.edu>
Mon, 4 Apr 2011 08:50:56 +0000 (01:50 -0700)
committerYunsup Lee <yunsup@cs.berkeley.edu>
Mon, 4 Apr 2011 09:10:14 +0000 (02:10 -0700)
commitfed0e53ae71379f3d9cbe31998c72b20e60f332e
tree5af36d4db320c7ac4a64703d73bbcbf973291164tree
parent9e58791c6b405ad4b2252e295b392152828cfefbcommit | diff
[opcodes,pk,sim,xcc] add leftover vector instructions (vf, etc.)
riscv/execute.h diff | blob | history
riscv/insns/fmov_vv.h [new file with mode: 0644] blob
riscv/insns/mov_vv.h [new file with mode: 0644] blob
riscv/insns/setvl.h [new file with mode: 0644] blob
riscv/insns/vcfgivl.h [new file with mode: 0644] blob
riscv/insns/vf.h [new file with mode: 0644] blob
Simple-V augmented version of spike