make scalar EXTRA2 encoding match between tables and algorithms
[libreriscv.git] / HDL_workflow / 2020-11-03_13-25.png
2020-11-03 Luke Kenneth Casso... add VERSA-ECP5 images, rename FPGA page