Add Tercel PHY reset synchronization
[microwatt.git] / execute1.vhdl
2020-05-06 Anton BlanchardMerge pull request #166 from paulusmack/master
2020-05-06 Paul Mackerrasexecute1: Fix interrupt delivery during slow instructions
2020-05-06 Paul MackerrasMerge remote-tracking branch 'remotes/origin/master'
2020-05-06 Anton BlanchardMerge pull request #165 from mikey/xics
2020-04-28 Paul MackerrasPlumb insn_type through to loadstore1
2020-04-28 Paul Mackerrasexecute1: Generate privileged instruction interrupts...
2020-04-28 Paul Mackerrasexecute1: Improve architecture compliance of MSR and...
2020-04-23 Anton BlanchardMerge pull request #164 from mikey/tags
2020-04-23 Anton BlanchardMerge pull request #163 from paulusmack/excpath
2020-04-23 Michael NeulingXICS interrupt controller
2020-04-22 Paul Mackerrasexecute1: Don't execute ld/st instruction when taking...
2020-04-14 Anton BlanchardMerge pull request #158 from paulusmack/excpath
2020-04-07 Paul MackerrasDecode attn in the major opcode decode table
2020-04-07 Paul MackerrasDecode sc in the major opcode decode table
2020-04-07 Paul MackerrasRemove sim_config instruction
2020-04-07 Paul Mackerrasexecute1: Implement trap instructions properly
2020-04-07 Paul MackerrasConsolidate trap variants under a single OP_TRAP
2020-04-07 Paul Mackerrasexecute1: Simplify the interrupt logic a little
2020-04-07 Paul MackerrasRename OP_MCRF to OP_CROP and trim insn_type_t
2020-04-03 Paul MackerrasGive exceptions a separate path to writeback
2020-04-02 Anton BlanchardMerge pull request #155 from mikey/exceptions
2020-04-01 Michael NeulingAdd sc, illegal and decrementer exceptions and some...
2020-03-31 Michael NeulingPlumb attn instruction through to execute1
2020-03-30 Anton BlanchardMerge pull request #153 from paulusmack/master
2020-03-30 Paul Mackerrasloadstore1: Add support for cache-inhibited load and...
2020-03-28 Paul Mackerrasloadstore1: Move logic from dcache to loadstore1
2020-02-27 Paul Mackerrasdcache: Implement load-reserve and store-conditional...
2020-02-19 Paul MackerrasRemove single-issue constraint for most loads and stores
2020-02-05 Paul Mackerrasexecute1: Use truth table embedded in instruction for...
2020-01-21 Anton BlanchardMerge pull request #134 from paulusmack/master
2020-01-14 Paul Mackerrascountzero: Add a register to help make timing
2020-01-14 Paul MackerrasPlumb loadstore1 input from execute1 not decode2
2020-01-14 Paul Mackerrasexecute: Implement bypass from output of execute1 to...
2020-01-14 Paul Mackerrasexecute: Move popcnt and prty instructions into the...
2020-01-14 Paul Mackerrasexecute: Do comparisons using the main adder
2020-01-14 Paul Mackerrasexecute1: Move EXTS* instruction back into execute1
2020-01-14 Paul Mackerrasexecute1: Remember dest GPR, RC, OE, XER for slow opera...
2020-01-14 Paul MackerrasMake divider hang off the side of execute1
2020-01-14 Paul MackerrasMake multiplier hang off the side of execute1
2020-01-11 Anton BlanchardMerge pull request #133 from antonblanchard/ghdl-synth
2020-01-11 Anton BlanchardFix a ghdysynth inferred latch error in execute
2020-01-11 Anton BlanchardMerge pull request #131 from antonblanchard/new-tests
2020-01-11 Anton BlanchardUpper 32 bits of XER should read as 0s
2020-01-10 Anton BlanchardMerge pull request #127 from tomtor/CR-PR
2020-01-06 Tom VijlbriefImplement CRNOR and friends
2019-12-09 Anton BlanchardMerge pull request #122 from paulusmack/benh-sprs
2019-12-07 Benjamin Herrenschmidtsprs: Store common SPRs in register file
2019-12-07 Paul Mackerrasexecute: Copy XER[SO] to CR for cmp[i] and cmpl[i]...
2019-12-07 Benjamin HerrenschmidtAdd basic XER support
2019-11-18 Anton BlanchardMerge pull request #120 from antonblanchard/spr-decode...
2019-11-14 Benjamin Herrenschmidtspr: Cleanup decoding of SPR numbers
2019-10-25 Anton BlanchardMerge pull request #115 from antonblanchard/reduce...
2019-10-25 Anton BlanchardMerge pull request #113 from mikey/exec-sim-remove
2019-10-25 Anton BlanchardMerge pull request #114 from antonblanchard/dcache
2019-10-24 Michael NeulingRemove SIM generic from execute1
2019-10-23 Benjamin Herrenschmidtinsn: Simplistic implementation of icbi
2019-10-23 Benjamin Herrenschmidtinsn: Implement isync instruction
2019-10-17 Anton BlanchardMerge pull request #109 from antonblanchard/misc
2019-10-17 Anton Blanchardisel takes a CR bit, not a CR field
2019-10-16 Benjamin Herrenschmidtexecute1: Remove mux on "write_data" and "rc" outputs
2019-10-16 Benjamin Herrenschmidtcrhelpers: Constraint "crnum" integer
2019-10-16 Benjamin Herrenschmidtexecute1: Reformat
2019-10-16 Anton BlanchardMerge pull request #105 from paulusmack/writeback
2019-10-15 Paul MackerrasRemove execute2 stage
2019-10-15 Anton BlanchardMerge pull request #104 from paulusmack/master
2019-10-15 Paul MackerrasDo sign-extension instructions in writeback instead...
2019-10-15 Paul MackerrasImplement neg using OP_ADD
2019-10-11 Anton BlanchardMerge pull request #84 from classilla/master
2019-10-11 Anton BlanchardMerge pull request #89 from mikey/gitignore
2019-10-11 Anton BlanchardMerge pull request #90 from antonblanchard/newcrf-infer...
2019-10-11 Anton BlanchardDon't infer latch for newcrf
2019-10-10 Anton BlanchardMerge pull request #79 from deece/uart_address
2019-10-09 Anton BlanchardMerge pull request #83 from paulusmack/logical
2019-10-09 Anton BlanchardMerge pull request #81 from antonblanchard/logical
2019-10-08 Paul Mackerrasexecute: Consolidate count-leading/trailing-zeroes...
2019-10-08 Anton BlanchardConsolidate logical instructions
2019-10-07 Anton BlanchardMerge pull request #78 from paulusmack/new-decode
2019-10-07 Paul MackerrasAdd a rotate/mask/shift unit and use it in execute1
2019-10-04 Paul Mackerrasdecode: Avoid multiplexing from instruction reg fields...
2019-10-04 Paul MackerrasConsolidate add/subtract instructions into a single op
2019-10-02 Paul Mackerrasdecode: Remove const fields from decode_rom_t
2019-10-01 Paul Mackerrasdecode: Index minor op table with insn bits for opcode 31
2019-10-01 Paul Mackerrasdecode: Index minor op table with insn bits for opcode 30
2019-10-01 Paul Mackerrasdecode: Index minor op table with insn bits for opcode 19
2019-10-01 Paul Mackerrasdecode: Push mtspr/mfspr register decoding down into...
2019-10-01 Benjamin HerrenschmidtAdd MCRF instruction
2019-10-01 Benjamin HerrenschmidtImplement absolute branches
2019-09-30 Anton BlanchardMerge pull request #76 from antonblanchard/misc
2019-09-30 Benjamin Herrenschmidtexecute1: simplify flush_out
2019-09-24 Anton BlanchardMerge branch 'divider' of https://github.com/paulusmack...
2019-09-24 Anton BlanchardMerge pull request #70 from antonblanchard/badly-named...
2019-09-24 Anton BlanchardRename OP_SUBFC -> OP_SUBFE, OP_ADDC -> OP_ADDE
2019-09-23 Paul MackerrasAdd a divider unit and a testbench for it
2019-09-16 Anton BlanchardMerge pull request #62 from antonblanchard/byte-reverse...
2019-09-16 Anton BlanchardMerge pull request #61 from antonblanchard/execute...
2019-09-16 Anton Blanchardexecute1 no longer needs sim_console
2019-09-11 Anton BlanchardMerge pull request #43 from mikey/trivial
2019-09-11 Michael NeulingRemove FIXME comment
2019-09-11 Anton BlanchardMerge pull request #41 from mikey/travis
2019-09-11 Anton BlanchardMerge pull request #42 from antonblanchard/fetch-rework-v2
next