add sv addi predicated unit test, including inversion and zeroing
[riscv-tests.git] / isa / rv32ud /
2017-11-27 TorbjørnRv32ud tests (#108)