projects / libreriscv.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
added minerva and chips4makers jtag
[libreriscv.git] / shakti / i_class / pinouts.py
2018-03-09 Luke Kenneth Casso... split out interfaces to separate module blob | commitdiff | raw
2018-03-07 Luke Kenneth Casso... add sdram preliminary functions blob | commitdiff | raw | diff to current
2018-03-06 Luke Kenneth Casso... add RGMII bank G blob | commitdiff | raw | diff to current
2018-03-06 Luke Kenneth Casso... add gpio power for bank f blob | commitdiff | raw | diff to current
2018-03-06 Luke Kenneth Casso... add extra bank c blob | commitdiff | raw | diff to current
2018-03-06 Luke Kenneth Casso... change spec to select correct interfaces blob | commitdiff | raw | diff to current
2018-03-06 Luke Kenneth Casso... add i_class preliminary draft blob | commitdiff | raw | diff to current
http://libre-riscv.org ikiwiki