projects
/
soc.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
nope, default features in Tercel WB Buses need to not set err yet
[soc.git]
/
src
/
soc
/
bus
/
tercel.py
2022-03-30
Luke Kenneth Casso...
nope, default features in Tercel WB Buses need to not...
blob
|
commitdiff
|
raw
2022-03-29
Luke Kenneth Casso...
add bus.err to list of default Wishbone signals in...
blob
|
commitdiff
|
raw
|
diff to current
2022-03-29
Luke Kenneth Casso...
byte-reverse Tercel read/write data and config bus...
blob
|
commitdiff
|
raw
|
diff to current
2022-03-29
Luke Kenneth Casso...
set clock freq Constant length to 32-bit in Tercel.
blob
|
commitdiff
|
raw
|
diff to current
2022-03-29
Luke Kenneth Casso...
self.specials does not exist, Instances must be added...
blob
|
commitdiff
|
raw
|
diff to current
2022-03-29
Luke Kenneth Casso...
more sorting out wishbone names in Tercel
blob
|
commitdiff
|
raw
|
diff to current
2022-03-29
Luke Kenneth Casso...
fix names of Instance signals in Tercel
blob
|
commitdiff
|
raw
|
diff to current
2022-03-29
Luke Kenneth Casso...
sort out variable names in Tercel
blob
|
commitdiff
|
raw
|
diff to current
2022-03-29
Luke Kenneth Casso...
self.comb does not exist, comb is a local temp-var...
blob
|
commitdiff
|
raw
|
diff to current
2022-03-18
Luke Kenneth Casso...
whitespace cleanup (80 char limit, pep8)
blob
|
commitdiff
|
raw
|
diff to current
2022-03-16
Raptor Engineering...
Add initial Tercel integration
blob
|
commitdiff
|
raw
|
diff to current