projects / libreriscv.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
re-reserve bit in setvl -- needed for extending registers:
[libreriscv.git] / svp64-primer / img /
2022-06-27 Andrey MiroshnikovDeleted old jpg's tree | commitdiff
2022-06-27 Andrey MiroshnikovAdded cray, simd diagrams. Slight correction to svp64_regs tree | commitdiff
2022-06-27 Andrey MiroshnikovAdded power pipeline diagram tree | commitdiff
2022-06-27 Luke Kenneth Casso... re-add png for svp64-primer (sigh) tree | commitdiff
2022-06-27 Luke Kenneth Casso... update wording in svp64_regs.svg tree | commitdiff
2022-06-27 Andrey MiroshnikovMade svp64 rep svg, needed to also export to png to... tree | commitdiff
2022-06-20 Luke Kenneth Casso... add power_pipeline.jpg to svp64 primer tree | commitdiff
2022-06-18 Luke Kenneth Casso... add extra figure for svp64. tree | commitdiff
2022-06-17 Andrey MiroshnikovBeen looking into SIMD and Cray Vectors, started adding... tree | commitdiff
http://libre-riscv.org ikiwiki