git.libre-soc.org Git - soc.git/search

2021-03-09	Tobias Platen	comment out broken spr code	commit \| commitdiff \| tree
2021-03-09	Tobias Platen	_walk_tree: access sprs	commit \| commitdiff \| tree
2021-03-07	Tobias Platen	RADIX: read SPRs	commit \| commitdiff \| tree
2021-03-07	Tobias Platen	RADIX: implement memassign and call	commit \| commitdiff \| tree
2021-03-05	Tobias Platen	unit test: pass bool mmu	commit \| commitdiff \| tree
2021-03-04	Tobias Platen	update test_caller_radix.py	commit \| commitdiff \| tree
2021-03-04	Tobias Platen	ISACaller: add option mmu	commit \| commitdiff \| tree
2021-03-03	Tobias Platen	add RADIX skeleton and unit test	commit \| commitdiff \| tree
2021-02-28	Tobias Platen	fix Bug 607 - unnecessary code added related to MMU...	commit \| commitdiff \| tree
2021-02-28	Tobias Platen	fix Bug 603 - use SPR names/numbers from sprs.csv	commit \| commitdiff \| tree
2021-02-24	Tobias Platen	wb_get: write outputs to seperate logfile too	commit \| commitdiff \| tree
2021-02-24	Tobias Platen	update mmu testcase	commit \| commitdiff \| tree
2021-02-24	Tobias Platen	test_runner.py: add needed imports	commit \| commitdiff \| tree
2021-02-23	Tobias Platen	deduplicate	commit \| commitdiff \| tree
2021-02-20	Tobias Platen	mmu testcase: set MMU SPRs	commit \| commitdiff \| tree
2021-02-20	Tobias Platen	add rom debugger	commit \| commitdiff \| tree
2021-02-20	Tobias Platen	add mmu rom testcase	commit \| commitdiff \| tree
2021-02-18	Tobias Platen	mmu: remove TestMemory	commit \| commitdiff \| tree
2021-02-17	Tobias Platen	Merge branch 'master' of ssh://git.libre-riscv.org...	commit \| commitdiff \| tree
2021-02-17	Tobias Platen	add wishbone signals to gtkwave output	commit \| commitdiff \| tree
2021-02-16	Tobias Platen	mmureq handling	commit \| commitdiff \| tree
2021-02-16	Tobias Platen	dcache error handling	commit \| commitdiff \| tree
2021-02-16	Tobias Platen	Merge branch 'master' of ssh://git.libre-riscv.org...	commit \| commitdiff \| tree
2021-02-15	Tobias Platen	test case for MMU SPRs: PID and PRTBL	commit \| commitdiff \| tree
2021-02-15	Tobias Platen	Merge branch 'master' of ssh://git.libre-riscv.org...	commit \| commitdiff \| tree
2021-02-13	Tobias Platen	OP_TLBIE must in be instr_is_priv	commit \| commitdiff \| tree
2021-02-13	Tobias Platen	keep commits to under 80 chars	commit \| commitdiff \| tree
2021-02-13	Tobias Platen	forward microwatt mmu specific SPR: PID and PRTBL	commit \| commitdiff \| tree
2021-02-05	Tobias Platen	fix hanging simulation	commit \| commitdiff \| tree
2021-02-04	Tobias Platen	src/soc/fu/mmu/fsm.py: add debug outputs for gtkwave	commit \| commitdiff \| tree
2021-02-04	Tobias Platen	update test_issuer_mmu_data_path.py to handle SPRs	commit \| commitdiff \| tree
2021-02-04	Tobias Platen	pass SPR MicroOp to MMU function unit	commit \| commitdiff \| tree
2021-02-01	Tobias Platen	extending the GTKWave document in test_issuer when...	commit \| commitdiff \| tree
2021-01-31	Tobias Platen	fix two syntax errors in src/soc/decoder/isa/caller.py	commit \| commitdiff \| tree
2021-01-27	Tobias Platen	use SPR constants	commit \| commitdiff \| tree
2021-01-26	Tobias Platen	[Bug 580] update comment above changed block	commit \| commitdiff \| tree
2021-01-26	Tobias Platen	[Bug 580] redirect MMU SPRs to the MMU	commit \| commitdiff \| tree
2021-01-19	Tobias Platen	test_issuer_mmu_data_path.py: test both ld and st instructions	commit \| commitdiff \| tree
2021-01-19	Tobias Platen	connect LDSTException to MMU and DCache	commit \| commitdiff \| tree
2021-01-19	Tobias Platen	connect wishbone bus to test memory	commit \| commitdiff \| tree
2021-01-18	Tobias Platen	uncomment #FIXME in unit_test	commit \| commitdiff \| tree
2021-01-18	Tobias Platen	fu/mmu/fsm.py: connect valid and load signals	commit \| commitdiff \| tree
2021-01-17	Tobias Platen	add test memory for simulation	commit \| commitdiff \| tree
2021-01-17	Tobias Platen	cleanup test_issuer_mmu_data_path.py	commit \| commitdiff \| tree
2021-01-16	Tobias Platen	clean up test case for tlbie and dcbz	commit \| commitdiff \| tree
2021-01-16	Tobias Platen	move microwatt_mmu bool variable to pspec	commit \| commitdiff \| tree
2021-01-16	Tobias Platen	add new unittest: test_issuer_mmu_data_path.py	commit \| commitdiff \| tree
2021-01-15	Tobias Platen	cleanup test_non_production_core.py	commit \| commitdiff \| tree
2021-01-15	Tobias Platen	add microwatt_mmu boolean variable to core and compunits	commit \| commitdiff \| tree
2021-01-15	Tobias Platen	test_non_production_core.py: fix hanging test	commit \| commitdiff \| tree
2021-01-15	Tobias Platen	test_non_production_core.py: wire instruction decoder...	commit \| commitdiff \| tree
2021-01-14	Tobias Platen	add test case for mmu+NonProductionCore	commit \| commitdiff \| tree
2021-01-10	Tobias Platen	add microwatt mmu config option to compunits.py	commit \| commitdiff \| tree
2021-01-08	Tobias Platen	fix broken testcase for simple core	commit \| commitdiff \| tree
2021-01-07	Tobias Platen	set initial_sprs, cleanup mfspr testprog	commit \| commitdiff \| tree
2021-01-07	Tobias Platen	mfspr is RT, SPR	commit \| commitdiff \| tree
2021-01-06	Tobias Platen	first testcase for mmu: case_mfspr_after_invalid_load	commit \| commitdiff \| tree
2021-01-06	Tobias Platen	fu/mmu/fsm.py: mfspr!=mtspr	commit \| commitdiff \| tree
2021-01-04	Tobias Platen	test_countzero.py: rename output files	commit \| commitdiff \| tree
2020-11-17	Tobias Platen	testcase for dcbz	commit \| commitdiff \| tree
2020-11-16	Tobias Platen	add class LoadStore1(PortInterfaceBase)	commit \| commitdiff \| tree
2020-11-11	Tobias Platen	dcbz and tlbie first test, still incomplete	commit \| commitdiff \| tree
2020-11-11	Tobias Platen	fu/mmu/test/test_pipe_caller.py test case for mfspr	commit \| commitdiff \| tree
2020-11-08	Tobias Platen	mmu fsm testcase: add check_fsm_outputs based on function...	commit \| commitdiff \| tree
2020-11-08	Tobias Platen	Merge branch 'master' of ssh://git.libre-riscv.org...	commit \| commitdiff \| tree
2020-11-08	Tobias Platen	mmu/fsm: test case for mtspr	commit \| commitdiff \| tree
2020-11-07	Tobias Platen	fixed a bug in src/soc/fu/mmu/fsm.py	commit \| commitdiff \| tree
2020-11-04	Tobias Platen	MMU: begin test case for 'dcbz'	commit \| commitdiff \| tree
2020-11-03	Tobias Platen	fix broken unittest after installing power-instruction...	commit \| commitdiff \| tree
2020-10-20	Tobias Platen	s/alu/fsm/g	commit \| commitdiff \| tree
2020-10-20	Tobias Platen	test case for FSMMMUStage	commit \| commitdiff \| tree
2020-10-12	Tobias Platen	update gitlab ci	commit \| commitdiff \| tree
2020-10-08	Tobias Platen	Merge branch 'master' of ssh://git.libre-riscv.org...	commit \| commitdiff \| tree
2020-10-08	Tobias Platen	add WIP test_pipe_caller.py for mmu	commit \| commitdiff \| tree
2020-10-07	Tobias Platen	connect mmu_done, ldst_error, cache_paradox	commit \| commitdiff \| tree
2020-10-06	Tobias Platen	remove redunant signals	commit \| commitdiff \| tree
2020-10-06	Tobias Platen	test_mmu_dcache_pi.py	commit \| commitdiff \| tree
2020-08-24	Tobias Platen	TestCachedMemoryPortInterface cleanup	commit \| commitdiff \| tree
2020-08-21	Tobias Platen	typo fix in test_l0_cache_buffer2.py	commit \| commitdiff \| tree
2020-08-21	Tobias Platen	connect TestCachedMemoryPortInterface to LDSTSplitter	commit \| commitdiff \| tree
2020-08-20	Tobias Platen	start wiring TestCachedMemoryPortInterface	commit \| commitdiff \| tree
2020-08-20	Tobias Platen	testcase refactoring	commit \| commitdiff \| tree
2020-08-20	Tobias Platen	add new class TestCachedMemoryPortInterface	commit \| commitdiff \| tree
2020-08-18	Tobias Platen	add testcase for LDSTSplitter using PortInterface	commit \| commitdiff \| tree
2020-08-11	Tobias Platen	initial version of L0CacheBuffer2	commit \| commitdiff \| tree
2020-08-08	Tobias Platen	addr_split.py: shift bytes not bits	commit \| commitdiff \| tree
2020-08-05	Tobias Platen	Merge branch 'master' of ssh://git.libre-riscv.org...	commit \| commitdiff \| tree
2020-08-05	Tobias Platen	undo changes that fix unit test, but do not solve anything	commit \| commitdiff \| tree
2020-08-05	Tobias Platen	fix LDSTSplitter	commit \| commitdiff \| tree
2020-08-03	Tobias Platen	LDSTSplitter: report exception	commit \| commitdiff \| tree
2020-08-03	Tobias Platen	Merge branch 'master' of ssh://git.libre-riscv.org...	commit \| commitdiff \| tree
2020-08-03	Tobias Platen	TstDataMerger2	commit \| commitdiff \| tree
2020-07-30	Tobias Platen	begin work on TestCase for two DataMergers/Cache	commit \| commitdiff \| tree
2020-07-30	Tobias Platen	add CacheRecord	commit \| commitdiff \| tree
2020-07-29	Tobias Platen	modified LDSTSplitter to conform to PortInterface	commit \| commitdiff \| tree
2020-07-14	Tobias Platen	fix path to nmigen-soc.git	commit \| commitdiff \| tree
2020-07-13	Tobias Platen	add nmigen-soc to .gitlab-ci.yml	commit \| commitdiff \| tree
2020-06-10	Tobias Platen	make resetless for all signals in DataMergerRecord	commit \| commitdiff \| tree
2020-06-10	Tobias Platen	PortInterface refactoring	commit \| commitdiff \| tree
2020-06-10	Tobias Platen	exception if rolls in addr_split.py	commit \| commitdiff \| tree
next

RSS Atom