| 2020-06-03 |
Luke Kenneth Casson... | mention TODO on SPR regfile
|
commit | commitdiff | tree |
| 2020-06-03 |
Luke Kenneth Casson... | tidyup branch. comments
|
commit | commitdiff | tree |
| 2020-06-03 |
Luke Kenneth Casson... | convenience variables
|
commit | commitdiff | tree |
| 2020-06-03 |
Luke Kenneth Casson... | FormX not FormXL
|
commit | commitdiff | tree |
| 2020-06-03 |
Luke Kenneth Casson... | add bit more TODO
|
commit | commitdiff | tree |
| 2020-06-03 |
Luke Kenneth Casson... | update submodule for ISA tables
|
commit | commitdiff | tree |
| 2020-06-03 |
Luke Kenneth Casson... | convenience rename for spr pipe_data.py, consistent...
|
commit | commitdiff | tree |
| 2020-06-03 |
Luke Kenneth Casson... | add more TODOs
|
commit | commitdiff | tree |
| 2020-06-03 |
Luke Kenneth Casson... | add some more constants and ref to POWER9 pdf
|
commit | commitdiff | tree |
| 2020-06-03 |
Luke Kenneth Casson... | add an if for OP_MTMSR and some comments
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | argh - bad hack, detecting when there are no registers...
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | take out unneeded code, add Settle() to see if it helps...
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | add lk field to DecodeOut2
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | move setting cia input to branch from get_cu_inputs...
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | hooray, get_cu_inputs now common to both types of tests
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | oooo very annoying. there does not appear to be any...
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | add get_inputs function to branch test_pipe_caller
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | remove unneeded variable
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | Revert "ok ok - for OP_BCREG put CTR in spr2 as well"
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | ok ok - for OP_BCREG put CTR in spr2 as well
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | set up CTR and LR only on BCREG when needed
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | decode fast spr for OP_BCREG CTR, TAR and LR
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | add TODO comments for read_fast1/2
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | argh overlapping commits on submodule (rebase did not...
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | debugging branch fast registers
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | add comment about fast1 and fast2 in branch test_pipe_caller
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | add regspecmap function to PowerDecode2
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | move regspec function to separate module
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | add in fast regs support in decoder and into regspec_decode
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | add 2nd write-reg for LD/ST Update mode
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | add write-regs encoding to regspec decoder
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | add read-write register numbering detection
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | whoops cut/paste error, creating write_ports not read_ports
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | whoops syntax error
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | add function expressing the relationship between regspecs...
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | whitespace
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | rename regspecs to give a consistent naming scheme
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | add MSR constants, TODO translated
|
commit | commitdiff | tree |
| 2020-06-02 |
Luke Kenneth Casson... | add TODO comments from microwatt source code
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | remove reading port 3 for CR pipeline. RS moved to...
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | okaaay add a "rdflags" function which obtains the yes...
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | add test_bc_reg (fails)
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | remove unneeded fields from Decode2Execute1Type
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | more unneeded fields from SR InputRecord
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | remove data_len from SR input record
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | remove zero/invert from ShiftRot Input Record
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | add shift-rot input record and use it
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | CompBROpSubset exists
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | RS moved to port 1 (from port 3), remove need in ALU...
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | remove use of reg3 in logical pipeline: CSV files moved...
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | rotator carry is set into both XER CA and CA32 fields
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | comment out rlwinm. for now
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | argh - need to zero the src_i input after "Read" is...
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | put RB in 2nd position (matching immediate) in ShiftRot...
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | sigh - another instance where write-mask needed to...
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | remove xer so/ov, swap rs/rb to correct(?) order in...
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | add rlwinm. test instruction (sets CR0)
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | remove duplicate signal
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | allow ALU / Logical ops to select RS as 1st operand
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | allow M*-Form shiftrot to swap RS/RB back to consistent...
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | add first version of ShiftRot CompUnit test
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | shiftrot uses LogicalOutputData not ALUOutputData
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | add assertions for branch compunit output
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | invert SPR1/2 in branch output data
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | decode SPRs for branch
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | swap over SPR1/2 to fit with microwatt SPR conventions
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | add first version compunit branch test
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | whoops need to read RS in CR inputs test
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | add first version of CR CompUnit test
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | minor adjustment, zero test in ALU output stage
|
commit | commitdiff | tree |
| 2020-06-01 |
Luke Kenneth Casson... | remove unneeded code
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | bit-test on the function-unit value being tested
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | update isatables to cmpb not modifying CR0
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | add logical compunit test
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | comment inputs and outputs from ALU unit test
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | imports - use of globals. baaaad
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | remove unneeded code and inputs. convert to "naming...
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | split out common code from test_alu_compunit.py
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | add comments for MultiCompUnit parallel test
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | de-hard-code-ify getting results from MultiCompUnit
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | remove unneeded imports
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | split out compalu unit tests to separate module (getting...
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | HA! found a bug in MultiCompUnit handling of write...
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | clarify
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | OP_CMPEQB also requesting change of output reg (stop...
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | OP_CMP is requesting a change of the output register...
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | still investigating
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | start with zero, try not to compare against 9 bytes...
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | more debug statements
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | add in more CR debug statements
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | copy in cr0.data into cr0 temp, not whole of cr0 (including...
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | remove commented-out vars from ALU input record
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | write cr0 when op.write_cr.ok is set
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | add write_cr to ALU record subset
|
commit | commitdiff | tree |
| 2020-05-31 |
Luke Kenneth Casson... | comment out xer ov/so for now
|
commit | commitdiff | tree |
| 2020-05-30 |
Luke Kenneth Casson... | get carry from cr write_cr
|
commit | commitdiff | tree |
| 2020-05-30 |
Luke Kenneth Casson... | select CR0 write out only when RC=1
|
commit | commitdiff | tree |
| 2020-05-30 |
Luke Kenneth Casson... | set CR0 output when OP_CMP or OP_CMPEQB need it
|
commit | commitdiff | tree |
| 2020-05-30 |
Luke Kenneth Casson... | add in use of "Settle"
|
commit | commitdiff | tree |
| 2020-05-30 |
Luke Kenneth Casson... | add in write-mask into MultiCompUnit and MCU-ALU unit...
|
commit | commitdiff | tree |
| next |
projects / soc.git / search