double the number of lines in the L1 D/I-Cache to match microwatt
[soc.git] / doc /
drwxr-xr-x   ..
drwxr-xr-x - div_pipeline_loop_model