add sv addi predicated unit test, including inversion and zeroing
[riscv-tests.git] / isa / rv64uc /
drwxr-xr-x   ..
-rw-r--r-- 375 Makefrag
-rw-r--r-- 3981 rvc.S