reduce number of d-cache lines in microwatt fpga mode
[soc.git] / src /
drwxr-xr-x   ..
drwxr-xr-x - soc