projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4b53414) | patch
[xcc,sim,opcodes] more rvc instructions and bug fixes
authorAndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>
Tue, 12 Apr 2011 00:09:50 +0000 (17:09 -0700)
committerAndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>
Tue, 12 Apr 2011 00:09:50 +0000 (17:09 -0700)
commit66eda0b75e69691b62d88ed3514ffc28b712a316
treec513c50f14c14b5c11ed19116fc9013eefe0b596tree
parent4b534147c0c49f9ea57f4c686af7c6508d114a99commit | diff
[xcc,sim,opcodes] more rvc instructions and bug fixes
riscv/decode.h diff | blob | history
riscv/execute.h diff | blob | history
riscv/insns/c_addi.h diff | blob | history
riscv/insns/c_j.h [new file with mode: 0644] blob
riscv/insns/c_li.h diff | blob | history
riscv/insns/c_move.h [new file with mode: 0644] blob
riscv/mmu.h diff | blob | history
riscv/processor.cc diff | blob | history
Simple-V augmented version of spike