git.libre-soc.org Git - riscv-isa-sim.git/commit

projects / riscv-isa-sim.git / commit

summary | shortlog | log | commit | commitdiff | tree
(parent: cb73c08) | patch

author	Tim Newsome <tim@sifive.com>
	Sun, 1 May 2016 20:18:03 +0000 (13:18 -0700)
committer	Tim Newsome <tim@sifive.com>
	Mon, 23 May 2016 19:12:11 +0000 (12:12 -0700)
commit	8e418f9e54a3a0d8f15b75ad1ad43ae925fea7e0
tree	368edbc6473dc32d0a9e0c722bc204ce681b0d31	tree
parent	cb73c085a22b225576b5d5c22f74490f9e30a5a8	commit \| diff

Implement single memory read access.

Prevent unaligned accesses in memory read.

Also change how exceptions in Debug Mode are signaled.

debug_rom/debug_rom.S		diff \| blob \| history
debug_rom/debug_rom.h		diff \| blob \| history
riscv/gdbserver.cc		diff \| blob \| history
riscv/processor.cc		diff \| blob \| history

Simple-V augmented version of spike