projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: cfdd0f2) | patch
Change DCSR bits to match spec.
authorTim Newsome <tim@sifive.com>
Mon, 23 May 2016 23:17:28 +0000 (16:17 -0700)
committerTim Newsome <tim@sifive.com>
Mon, 23 May 2016 23:17:28 +0000 (16:17 -0700)
commit968408423f8d45deaa12a5c0cf9fc729f2efe38a
tree25db0a603e8d6d50519de0b03ec26e73b5867661tree
parentcfdd0f22f6b7c27280ff73722eb35a8f9af7c54bcommit | diff
Change DCSR bits to match spec.

Cleaned up debug ROM code a little.
debug_rom/debug_rom.S diff | blob | history
debug_rom/debug_rom.h diff | blob | history
riscv/encoding.h diff | blob | history
Simple-V augmented version of spike