projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 57ff1b6) | patch
Have Debug memory kind of working again.
authorTim Newsome <tim@sifive.com>
Sun, 1 May 2016 19:05:48 +0000 (12:05 -0700)
committerTim Newsome <tim@sifive.com>
Mon, 23 May 2016 19:12:11 +0000 (12:12 -0700)
commit990c6c48098e83584edf5282d119187abae04a4d
treed2ba581b281dce0c329822f98cc7c21faf868323tree
parent57ff1b6595e485b8b002238ddbd10483bbd62fb3commit | diff
Have Debug memory kind of working again.

Debug exception -> ROM -> RAM -> ROM, then something goes wrong.
debug_rom/debug_rom.S diff | blob | history
debug_rom/debug_rom.h diff | blob | history
riscv/debug_module.cc diff | blob | history
riscv/debug_module.h diff | blob | history
riscv/decode.h diff | blob | history
riscv/devices.cc diff | blob | history
riscv/devices.h diff | blob | history
riscv/mmu.cc diff | blob | history
riscv/sim.cc diff | blob | history
riscv/sim.h diff | blob | history
Simple-V augmented version of spike