projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 51a0e1e) | patch
Make SIP.STIP read-only
authorAndrew Waterman <andrew@sifive.com>
Sun, 8 Jan 2017 01:56:22 +0000 (17:56 -0800)
committerAndrew Waterman <andrew@sifive.com>
Sun, 8 Jan 2017 01:56:22 +0000 (17:56 -0800)
commitb387326dbc6b4bf2452191b6817529133ff362a5
tree1e9d9bb15812b205de3e47884493bb95585a7f9ftree
parent51a0e1e9653320a162ced2cd0392ee9ef7558bebcommit | diff
Make SIP.STIP read-only

h/t Ron Minnich

See https://groups.google.com/a/groups.riscv.org/forum/#!topic/isa-dev/JV-Hj3W5Kw8
riscv/processor.cc diff | blob | history
Simple-V augmented version of spike