projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 206b897) | patch
gdb can now read spike memory.
authorTim Newsome <tim@sifive.com>
Mon, 7 Mar 2016 23:44:20 +0000 (15:44 -0800)
committerTim Newsome <tim@sifive.com>
Mon, 23 May 2016 19:12:09 +0000 (12:12 -0700)
commitd1ba8b559309c6e3dd47c18674b199bd3cf6e8d9
tree8b314495f8c6c25cba373596c60f2b9ee0bb554ctree
parent206b89737c562a6882a729ae88cfe0ac75862c3ccommit | diff
gdb can now read spike memory.

The endianness is wrong, but I think it might be that gdb doesn't have
it right. Need to investigate what architecture gdb thinks it's
debugging.
riscv/gdbserver.cc diff | blob | history
riscv/gdbserver.h diff | blob | history
riscv/processor.h diff | blob | history
riscv/sim.h diff | blob | history
spike_main/spike.cc diff | blob | history
Simple-V augmented version of spike