git.libre-soc.org Git - riscv-isa-sim.git/commit

projects / riscv-isa-sim.git / commit

summary | shortlog | log | commit | commitdiff | tree
(parent: f9e7a3f) | patch

author	Tim Newsome <tim@sifive.com>
	Wed, 4 May 2016 16:40:20 +0000 (09:40 -0700)
committer	Tim Newsome <tim@sifive.com>
	Mon, 23 May 2016 19:12:12 +0000 (12:12 -0700)
commit	ee96c255f12477b1762426ceb7bbd83370c899cd
tree	8c938c1abcbeb16fcf4658bd637f03ea34cd10d7	tree
parent	f9e7a3f1e1058b8d54d15d9ebcecd7e978d5deb9	commit \| diff

Fix off-by-two in general read registers.

Now the exit test passes!

riscv/gdbserver.cc		diff \| blob \| history
riscv/mmu.cc		diff \| blob \| history
riscv/processor.cc		diff \| blob \| history

Simple-V augmented version of spike