git.libre-soc.org Git - riscv-isa-sim.git/commit

projects / riscv-isa-sim.git / commit

summary | shortlog | log | commit | commitdiff | tree
(parent: 4df7f6d) | patch

author	Tim Newsome <tim@sifive.com>
	Thu, 16 Feb 2017 03:05:20 +0000 (19:05 -0800)
committer	Tim Newsome <tim@sifive.com>
	Thu, 16 Feb 2017 03:05:20 +0000 (19:05 -0800)
commit	f88504000a7c7a16685dc59bdbb9be314a35d0b2
tree	ceb3f357a2e5c004c4bf1f859847dab4625418d4	tree
parent	4df7f6d279314ccf78d14c482a9f04e49e0e0b47	commit \| diff

Implement autoexec. DMI op 2 is just write now.

Now passing MemTest{8,16,32,64}

riscv/debug_module.cc		diff \| blob \| history
riscv/debug_module.h		diff \| blob \| history
riscv/jtag_dtm.cc		diff \| blob \| history

Simple-V augmented version of spike