projects / riscv-tests.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c8096ab) | patch
add twin-predicated sv c_mv unit test (no zeroing)
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 4 Oct 2018 14:38:52 +0000 (15:38 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 4 Oct 2018 14:38:52 +0000 (15:38 +0100)
commit4e6d03ed96b7c6a2d390fd51b7baae1bfded832e
treee0d7d14018ed2944f7dd7f9bf2a9530ed9031d30tree
parentc8096ab01f92e8fd68b2077e5c6c58a46eae3675commit | diff
add twin-predicated sv c_mv unit test (no zeroing)
isa/macros/simplev/sv_test_macros.h diff | blob | history
isa/rv64uc/Makefrag.sv diff | blob | history
isa/rv64uc/sv_c_mv_predication.S [new file with mode: 0644] blob