projects / riscv-tests.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 30b70b7)
Remove `set arch riscv:rv%d`
authorTim Newsome <tim@sifive.com>
Wed, 20 Dec 2017 23:00:01 +0000 (15:00 -0800)
committerTim Newsome <tim@sifive.com>
Wed, 20 Dec 2017 23:00:01 +0000 (15:00 -0800)
gdb gets target XLEN from register width now, so this is taken care of
automatically.

debug/testlib.py patch | blob | history

diff --git a/debug/testlib.py b/debug/testlib.py
index 39a6fc4b9e1c936acb7893b186d163bfc3e360b1..ce8aecaafbf3369e718e93b100f4276747207224 100644 (file)
--- a/debug/testlib.py
+++ b/debug/testlib.py
@@ -800,7 +800,6 @@ class GdbTest(BaseTest):
         self.logs += self.gdb.lognames()
         self.gdb.connect()
 
-        self.gdb.global_command("set arch riscv:rv%d" % self.hart.xlen)
         self.gdb.global_command("set remotetimeout %d" %
             self.target.timeout_sec)