projects / riscv-tests.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
extend addw bitwidth test to 3 registers
[riscv-tests.git] / isa / rv64ui / sv_addw_elwidth.S
2018-10-26 Luke Kenneth Casso... extend addw bitwidth test to 3 registers blob | commitdiff | raw
2018-10-26 Luke Kenneth Casso... put in stuff that should not be overwritten blob | commitdiff | raw | diff to current
2018-10-26 Luke Kenneth Casso... correct addw elwidth test blob | commitdiff | raw | diff to current
2018-10-26 Luke Kenneth Casso... sv addw variable elwidth unit test blob | commitdiff | raw | diff to current