projects / riscv-tests.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: b004ad3)
correct addw elwidth test
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 26 Oct 2018 06:57:59 +0000 (07:57 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 26 Oct 2018 06:57:59 +0000 (07:57 +0100)
isa/rv64ui/sv_addw_elwidth.S patch | blob | history

diff --git a/isa/rv64ui/sv_addw_elwidth.S b/isa/rv64ui/sv_addw_elwidth.S
index 0bfcfd0828ad7ff43bd2803bc3dc7a882c59ed3f..304ca6e3611a0162166bd21862b1a43cdfc0b0b1 100644 (file)
--- a/isa/rv64ui/sv_addw_elwidth.S
+++ b/isa/rv64ui/sv_addw_elwidth.S
@@ -44,8 +44,8 @@ RVTEST_CODE_BEGIN   # Start of test code.
         SV_ELWIDTH_TEST(  0, 0, 3, 0x886848288b6bab8b,  0x0000000000000000 )
         SV_ELWIDTH_TEST(  1, 1, 0, 0xffffffffffffff8b,  0xffffffffffffffab )
         SV_ELWIDTH_TEST(  1, 1, 3, 0xffffffabffffff8b,  0x0000000000000000 )
-        SV_ELWIDTH_TEST(  1, 1, 2, 0xffffffffffabff8b,  0x0000000000000000 )
-        SV_ELWIDTH_TEST(  1, 1, 1, 0xffffffffffffab8b,  0x0000000000000000 )
+        SV_ELWIDTH_TEST(  1, 1, 2, 0x00000000ffabff8b,  0x0000000000000000 )
+        SV_ELWIDTH_TEST(  1, 1, 1, 0x000000000000ab8b,  0x0000000000000000 )
 
         RVTEST_PASS           # Signal success.
 fail: