xilinx pcie: put buffers before the outputs to the controller
[sifive-blocks.git] / .gitignore
1 # sbt build files
2 /target