shiftregs: Use SyncResetSynchronizerShiftReg primitives where appropriate
[sifive-blocks.git] / src / main / scala / devices / spi / SPIPhysical.scala
2017-09-06 Megan Wachsshiftregs: Use SyncResetSynchronizerShiftReg primitives... synchronizers
2017-09-06 Megan WachsShiftRegInit: use the rocket-chip version since it...
2017-05-03 Henry CookMerge pull request #10 from sifive/axi-mmio
2017-05-02 Yunsup LeeMerge pull request #11 from sifive/spi
2017-05-02 Albert Ouspi: Fix io.port.dq(3) output enable
2017-03-10 Megan WachsMerge remote-tracking branch 'origin/master' into debug...
2017-03-03 Wesley W. TerpstraMerge pull request #4 from sifive/periphery-keys
2017-03-03 Wesley W. Terpstradevices: create periphery keys for all devices
2017-02-10 Alex SolomatnikovMerge remote-tracking branch 'origin/master' into i2c i2c
2017-01-31 Wesley W. Terpstraspi: work around ucb-bar/chisel3#472
2016-11-29 SiFiveInitial commit.