ShiftRegInit: use the rocket-chip version since it is there now
[sifive-blocks.git] / src / main / scala / devices / uart /
drwxr-xr-x   ..
-rw-r--r-- 7449 UART.scala
-rw-r--r-- 277 UARTCtrlRegs.scala
-rw-r--r-- 1821 UARTPeriphery.scala