projects / soc.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: ceaccd7)
re-add auto-generated file simplev.py to gitignore
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 18 Mar 2021 18:34:07 +0000 (18:34 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 18 Mar 2021 18:34:07 +0000 (18:34 +0000)
https://git.libre-soc.org/?p=soc.git;a=commitdiff;h=d3767842a2f8f66f9e3de882a36592bfa3d344b8;hp=3f8a17ca49a1cc9636b85b41b84a0a88476cbdf8

libreriscv patch | blob | history
src/soc/decoder/isa/.gitignore patch | blob | history

diff --git a/libreriscv b/libreriscv
index d36702671ee1711e7dc79dc292b400e52903ab27..1f6cef361a43cbc95c49fa104e0d0f9ccf26fa92 160000 (submodule)
--- a/libreriscv
+++ b/libreriscv
@@ -1 +1 @@
-Subproject commit d36702671ee1711e7dc79dc292b400e52903ab27
+Subproject commit 1f6cef361a43cbc95c49fa104e0d0f9ccf26fa92
diff --git a/src/soc/decoder/isa/.gitignore b/src/soc/decoder/isa/.gitignore
index c09cee906d75805fe3e0c7565a6f611196fa977c..8de32d511f5da8ad7a23d3ba01236bb29e6a56ae 100644 (file)
--- a/src/soc/decoder/isa/.gitignore
+++ b/src/soc/decoder/isa/.gitignore
@@ -13,5 +13,6 @@
 /sprset.py
 /stringldst.py
 /system.py
+/simplev.py
 *.orig
 *.rej