projects / soc.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: aa6f072)
whoops forgot to enable fast-reg read in DMI
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 19 Jan 2022 17:46:13 +0000 (17:46 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 19 Jan 2022 17:46:13 +0000 (17:46 +0000)
src/soc/debug/dmi.py patch | blob | history

diff --git a/src/soc/debug/dmi.py b/src/soc/debug/dmi.py
index cda675ac89ca9dfb8a8a6dd3488907c8d1dd4bec..e83491824322888050cd853596bf2ae335467553 100644 (file)
--- a/src/soc/debug/dmi.py
+++ b/src/soc/debug/dmi.py
@@ -256,6 +256,7 @@ class CoreDebug(Elaboratable):
                             continue
                         with m.If(dmi.din == 32+i):
                             sync += fast_index.eq(i)
+                            sync += fast_en.eq(1)
 
                 # Log address
                 with m.Elif(dmi.addr_i == DBGCore.LOG_ADDR):