add syn_ramstyle "block_ram" attributes and reduce i/d-cache sizes again
[soc.git] / doc /
drwxr-xr-x   ..
drwxr-xr-x - div_pipeline_loop_model