Implement 1W/1R with a transparent (or not) read port.
[soc.git] / doc /
drwxr-xr-x   ..
drwxr-xr-x - div_pipeline_loop_model