add address and output mode from LDSTCUs
[soc.git] / src / regfile /
drwxr-xr-x   ..
-rw-r--r-- 8482 regfile.py