use block_ram attribute for FPGA synthesis
[soc.git] / src /
drwxr-xr-x   ..
drwxr-xr-x - soc