add alternative pc_reset argument to issuer_verilog.py
[soc.git] / src /
drwxr-xr-x   ..
drwxr-xr-x - soc