Implement 1W/1R with a transparent (or not) read port.
[soc.git] / src /
drwxr-xr-x   ..
drwxr-xr-x - soc