81831a2cd54fe75751cbd095ef6653471a3ba388
[sv2nmigen.git] / examples / assignment.sv
1 module assignment(
2 output o,
3 input i
4 );
5 assign o = i;
6 endmodule